Resultados de la búsqueda: 1 vacante
...5 + years
Roles & Responsibilities:
1. ASIC Verification:
Knowledge of verification methodology involving OOPs concepts C++, OVM/UVM.
Design and verification flows. Experience in developing complex test bench/model in Verilog, System Verilog or C/C++.
Hands-on debug...